Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

FPGA floorplan diagrams

Altera_Forum
Honored Contributor II
‎04-17-2018 04:31 PM
1,845 Views

Hello, 

Is there anywhere I can find a floorplan layout for a cyclone v device? I would like to understand where features are located and the rows & cols per device. 

 

Thanks, 

lefty
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎04-17-2018 05:29 PM
904 Views

the FPGA floorplanner can show you that.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎04-17-2018 06:17 PM
904 Views

It's called the Chip Planner in Quartus.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.