Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
19509 Discussions

HLS run Quartus compile FAILED.

Altera_Forum
Honored Contributor II
1,513 Views

My HLS quartus complies fails with following error, although synthesis is successfully. 

 

 

Info: Running Quartus Prime Synthesis 

Info: Version 17.1.0 Build 240 10/25/2017 SJ Pro Edition 

Info: Processing started: Mon Jul 23 09:02:12 2018 

Info: Command: quartus_syn --read_settings_files=off --write_settings_files=off quartus_compile -c quartus_compile 

Info: Using INI file /home/tempuser11/counter/counterDUT1.prj/quartus/quartus.ini 

Info: qis_default_flow_script.tcl version:# 1 

Info: Initializing Synthesis... 

Info: Project = "quartus_compile" 

Info: Revision = "quartus_compile" 

Info: Analyzing source files 

Error (19286): No license for family Arria 10 

Error: Flow failed: ERROR: Current design not found 

 

 

Error: Quartus Prime Synthesis was unsuccessful. 2 errors, 0 warnings 

Error: Peak virtual memory: 868 megabytes 

Error: Processing ended: Mon Jul 23 09:02:12 2018 

Error: Elapsed time: 00:00:00 

Error: Total CPU time (on all processors): 00:00:01 

Error (293001): Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings 

Error: Flow compile (for project /home/tempuser11/counter/counterDUT1.prj/quartus/quartus_compile) was not successful 

Error: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last. 

 

 

Error (23031): Evaluation of Tcl script /D/intelFPGA_pro/17.1/quartus/common/tcl/internal/qsh_flow.tcl unsuccessful 

Error: Quartus Prime Shell was unsuccessful. 11 errors, 0 warnings 

Error: Peak virtual memory: 696 megabytes 

Error: Processing ended: Mon Jul 23 09:02:14 2018 

Error: Elapsed time: 00:00:14 

Error: Total CPU time (on all processors): 00:00:05
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
319 Views

Hi, 

 

 

--- Quote Start ---  

My HLS Quartus complies fails with the following error, although synthesis is successful. 

--- Quote End ---  

 

Can you elaborate more on the steps or attach complete log? 

 

Best Regards, 

Anand Raj Shankar 

(This message was posted on behalf of Intel Corporation)
Altera_Forum
Honored Contributor II
319 Views

 

--- Quote Start ---  

Hi, 

 

 

Can you elaborate more on the steps or attach complete log? 

 

Please find the attached log.
Altera_Forum
Honored Contributor II
319 Views

It looks like you do not have license for compiling for Arria 10 FPGA. Either check what license you have or use another device which you have license for.

Reply