Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21071 Discussions

How reliable is "report_clock_fmax_summary" command?

anm
New Contributor I
1,154 Views

Hi,

 

I am implementing an OpenRISC processor on a DE0-CV board which features a Cyclone-V FPGA. I am using Quartus Prime v19.1 Standard Edition.

 

In my design I instantiate an Altera PLL in order to generate 2 clocks, one for the processor and one for the SDRAM controller and the on-board SDRAM. The Processor clock I want it to be 120 MHz, while the clock for the controller and the SDRAM I want it to be 100 MHz.

 

I see that after Compilation, I have many Reg-to-Reg Setup violations (negative slack) and at the Timing Analyzer, the "report_clock_fmax_summary" reports the following maximum frequencies for those 2 clocks:

 

clk_120 --> 77.14 MHz

clk_100 --> 91.14 MHz

 

Does anyone know how accurate are those Maximum frequencies? Is this the Maximum that the design at its current state can reach without changing it on this specific FPGA? Is there anything that can be done to push for higher frequencies without changing the design?

 

Any answers or sources for reading will be welcome.

Looking forward for your response.

 

Kind regards,

anm

 

0 Kudos
1 Solution
KhaiChein_Y_Intel
1,117 Views

Hi,

 

Yes. It is the frequency that the design can reach at this compilation. You may see a different value if you perform a seed sweep or change the compiler settings.

 

The value stated in Fmax summary reports potential fmax for every clock in the design, regardless of the user-specified clock periods. The "Note" column reports which analyses restricted fmax.

 

Thanks.

Best regards,

KhaiY

 

 

View solution in original post

0 Kudos
5 Replies
KhaiChein_Y_Intel
1,118 Views

Hi,

 

Yes. It is the frequency that the design can reach at this compilation. You may see a different value if you perform a seed sweep or change the compiler settings.

 

The value stated in Fmax summary reports potential fmax for every clock in the design, regardless of the user-specified clock periods. The "Note" column reports which analyses restricted fmax.

 

Thanks.

Best regards,

KhaiY

 

 

0 Kudos
anm
New Contributor I
1,117 Views

Hi KhaiY,

 

thank you for your response. Can you please how to perform a seed sweep? I guess this is an initial seed for the PnR that Quartus performs, right?

 

Thank you in advance for your response.

 

Kind regards,

Nassos

0 Kudos
KhaiChein_Y_Intel
1,117 Views

Hi Nassos,

 

This video shows how to perform seed sweep using Design Space Explorer step by step.https://www.youtube.com/watch?v=1cc74E3zaeI

 

You may specify how many seeds you want to run in the setting.

Capture.PNG

 

Thanks.

Best regards,

KhaiY

anm
New Contributor I
1,117 Views

Thank you for your response KhaiY and the video. They are much appreciated!

 

Kind regards,

Nassos

0 Kudos
KhaiChein_Y_Intel
1,117 Views

Hi Nassos,

 

No problem. I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

 

Best regards,

KhaiY

0 Kudos
Reply