Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21616 Discussions

How to change value set for powerdown in P1 state of PCI Express design?

Altera_Forum
Honored Contributor II
‎08-11-2015 08:36 AM
1,824 Views

Doing reference design of PCI Express design as per "ip compiler for pci express" (https://www.altera.com/literature/ug/ug_pci_express.pdf). After running simulation of the design for 212 ns got stuck with Error "Illegal value of powerdown in p1 state". How can I rectify this problem? 

 

http://www.alteraforum.com/forum/attachment.php?attachmentid=10993&stc=1
Preview file
21 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.