Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 讨论

Interfacing AXI slave to Avalon MM Master

Matt1
初学者
1,133 次查看

is it possible to interface an  AXI slave to Avalon MM Master?

is there any translator IP available?

if it is possible, can sombody help me in creating a custom logic for the same?

thanks in advance.

0 项奖励
3 回复数
sstrell
名誉分销商 III
832 次查看

Yes. The Platform Designer interconnect is automatically generated to allow communication between the two. You don't have to do anything special other than connect the interfaces together in the tool.

 

#iwork4intel

0 项奖励
Matt1
初学者
832 次查看

thanks for the reply sstrell,

According to your comment what I understood is, through Qsys it's possible to​ interconnect custom slave AXi slave to Avalon master.

Please let me know my understanding is correct or not.

0 项奖励
sstrell
名誉分销商 III
832 次查看

Yes, that is correct.

 

#iwork4intel

0 项奖励
回复