Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20644 Discussions

MAX10 CONFIG_SEL Problem

Altera_Forum
Honored Contributor II
1,118 Views

We have a 1kOhm Pull-Down resistor and an external logic at MAX10 CONFIG_SEL pin to boot two different images dependent of the logical state of CONFIG_SEL. Usually the external logic is tri-stated and the 1kOhm Pull-Down holds the pin low at about 0.1V (knowing that an MAX10 internal pull-up is connected to this pin). Anyway some times Image 1 is booted instead of Image 0. This occurs very seldom, about 1 of 100 power up sequencies.  

As it is a battery powered equipment we have an "emergency reset" function which switches off the battery for 400ms (we see that all power rails go down to 0V). In this case the wrong Image is booted very often. 

Any idea?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
277 Views

Can you show your PCB design (and schematic)?

0 Kudos
Reply