Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Max 10 VCCIO sharing

Altera_Forum
Honored Contributor II
1,553 Views

Is it possible to share a source for the VCCIO of multiple banks? If so does this require some type of filtering?

0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
683 Views

Hi, you can share a source on the VCCIO of multiple banks which required the same voltage level for each I/O bank. The shared I/O pins can only support a VCCIO range of 1.5V to 3.3V. 

You may refer to Max 10 Pin Connection Guidelines for more understanding about the VCCIO. 

https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/dp/max-10/pcg-01018.pdf
0 Kudos
Altera_Forum
Honored Contributor II
683 Views

Generally the VCCIO of an I/O bank would be governed by the outputs. You may base on this to plan for the VCCIO supplies sharing. To double confirm the VCCIO of an I/O bank, you may also run through design with Fitter and then cross check with Fitter report.

0 Kudos
Altera_Forum
Honored Contributor II
683 Views

Sharing is possible, but make sure your regulator can meet the current consumption. Adding a Ferrite bead is safer for isolation purpose, optional though.

0 Kudos
Altera_Forum
Honored Contributor II
683 Views

When you combine supplies, you must meet the additive minimum current requirement for both rails as reported in the power estimation tools. The power up current requirement will continue until the Power On Reset (POR) event has completed.

0 Kudos
Reply