Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
20001 Discussions

Triple speed example design for Cyclone V GT dev kit

JMedi
Beginner
387 Views

The board update portal example ​project use ETH but use old Quartus version and It can't build meeting timing constraint.

0 Kudos
1 Reply
Deshi_Intel
Moderator
144 Views
Reply