Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.
19702 Discussions

What is the configuration method for this?

qianbo108
Beginner
257 Views

FPGA: Stratix IV   (EP4SGX230KF40I3),EPCS: EPCS128

qianbo108_0-1647479407214.png

qianbo108_1-1647479420407.png

The above two pictures are the standard FPGA configuration methods I found, which are consistent with the officially recommended configuration methods(JTAG+AS).

The following two pictures are the FPGA configuration method of a circuit board I found, which is inconsistent with the officially recommended configuration method.I don't know what configuration method this is, and I didn't find the corresponding one in the official manual.

qianbo108_2-1647479731381.png

qianbo108_3-1647479747622.png

 

 

I found out that this way of configuration supports configuring sof/jic files.
Can you tell me what is the configuration of this? Can you elaborate on the features of this configuration? Does this configuration method support remote configuration upgrade? If it is not supported, can it be set in software to accomplish this?

Thank you so much!

 

 

 

 

 

0 Kudos
3 Replies
sstrell
Honored Contributor III
187 Views

The MSEL is still 011, so this is still fast AS.  Without looking at the data sheet, perhaps those DATA0/DATA1 pins are dual purpose and can act as ASDI.  In other words, this probably has the same features supported by fast AS.

ak6dn
Valued Contributor III
179 Views

Well, in the second set of schematics CONF_DONE is pulled low and nCE is pulled high.

Both opposite to standard practice. In fact never seen this done before.

So I'm not convinced the second schematic is even functional for configuration via EEPROM.

 

sstrell
Honored Contributor III
171 Views
Oh I missed that. Good catch.
Reply