Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

Not able to send ethernet frame from FPGA to windows PC

Unconstrained Path in PFL IP core

Minimum pulse width error

Cyclone IV FPGA communicate with CPU by pcie

DDR4 Memory Model for simulation

USB Blaster shows up in device manager under Ports (COM & LPT) as a USB serial port

DDR3 RESET implementation overview

I want to know which type of fpga I am using(ex: GT,Extended features or Base..)

Test stratix iv

DDR3 Testing

Arria 10 DDR multi-port front end not suported?

Arria V SoC Development Board

aoc compiler Error: Peak virtual memory: 496 megabytes

DE10-Lite accelerometer with NIOS using University Program IP

CYCLONE V QSYS virtual memory problem

Featured Content

Agilex 3 GTS PCIe IP missing

Issue with Pixel Buffer DMA AVMM -> AXI connection on DE25-Standard (Agilex5)

Quartus 25.1.1 Pro Fitter Error with Agilex3

Re: LVDS pin detail on Arria 10

Re: Download speed