Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

Data in matrix form

Arria V GT FPGA RF Development Kit

Questions regarding trying to implement a golf ProTracer!

Power Supply of the MAX10

ALTMEMPHY - Fails Calibration - Data Gather Read Block error code 05h

ALTMEMPHY - No Clocks - RefClk Slew Rate Requirements?

LVDS vs Differential HSTL/SSTL

DE2 Audio Codec Programming

Cyclone V SerialLite-II

Enpirion EN5322QI: AGND/PGND

Column I/O + I/O programming

Timing analysis error: Modelsim error vsim-3039

There is no Cyclone IV Net Length Report, why? Whos has it?

MAX10 FPGA on-chip memory size question

quartus ii internal error: Sub-system: ECOQ

Featured Content

Quartus Prime Design Software - JTAG usage

p0_pin_perst_n remains asserted when implementing GTS AXI Streaming intel FPGA IP for PCI Express

EPM3064ATC44-7N and EPM3064ATI44-10N

Re: Download speed

Re: Quartus Prime Design Software - JTAG usage