Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

I cannot receive a pattern if there are many consecutive '1's without encoding it

PowerPlay Early power Estimator(EPE) for Arria10 device

Unused bank - VCCPD, VCCIO and VREF pins

MAX 7000 unused dedicated inputs

Issue: No response from your technical representative in ahmedabad

can i install both quartus14.1 and 13.1 in64bit win7?

Fatal Error: Int Divide By Zero

HPS Address Space and HPS2FPGA axi bridge

Early power Estimation Cyclone V

Extended production on MAX 9000 ???

Cyclone iii pll- locked output fan-out

Vref

PLL Reconfiguration/Phase Problem

EPE for Arria 10

[Transceiver toolkit] Reference clock trouble

Featured Content

Quartus Prime Design Software - JTAG usage

p0_pin_perst_n remains asserted when implementing GTS AXI Streaming intel FPGA IP for PCI Express

EPM3064ATC44-7N and EPM3064ATI44-10N

Re: Download speed

Re: Quartus Prime Design Software - JTAG usage