Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

Arria II - GX Jitter performance

Part No Suffix GA & GC

Remote configuration using Cyclone IV

Constraining Complex Design in SDC

Configuration device for EP4CE10 Cyclone IV Device

ALTREMOTE_UPDATE Cyclone IV Active Parallel

Nios II IDE file search

questions about the DDR3 memory DQ pins

LDPC code implementation

Problem to simulate pcie_fundamental (DE2i-150)

LDPC code implementation

Configuration Qsys to DDR3 of FPGA on the Cyclone V SoC Development Kit Board

cyclone 3 PLL[1..4]_CLKOUTp

Where can find "Bare metal C++ example project for Cyclone V SoC Dev Kit" ?

DSP Dev Kit PLL Output Pins Question

Featured Content

Agilex 3 GTS PCIe IP missing

Issue with Pixel Buffer DMA AVMM -> AXI connection on DE25-Standard (Agilex5)

Quartus 25.1.1 Pro Fitter Error with Agilex3

Re: LVDS pin detail on Arria 10

Re: Download speed