Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20764 Discussions

configurate altlvds_rx input port rx_syncclock for cyclone iv

XQSHEN
Novice
1,171 Views

EP4CE22F17C7

The ip user guide, we can see input port rx_syncclock for this ip altlvds_rx.

But I can not see anywhere from quartus prime 18.0.

0 Kudos
9 Replies
AminT_Intel
Employee
1,154 Views

Hello,


Can you share which part of the document do you mean?


Thank you.


0 Kudos
XQSHEN
Novice
1,144 Views
0 Kudos
XQSHEN
Novice
1,142 Views

I don't see anywhere from below window to configure  rx_syncclock or rx_cloreclk.

So the code generated doesn't have this port for me to do anything.

XQSHEN_0-1651189421685.png

XQSHEN_1-1651189517936.png

 

 

0 Kudos
XQSHEN
Novice
1,136 Views

I suppose there should be somewhere can pull out rx_syncclock or rx_cloreclk.

Then we can use it my project and connect to external pll output.

Unfortunately, I don't find it.  I need this help.

0 Kudos
XQSHEN
Novice
1,112 Views

How to enable below rx_coreclk?

 

XQSHEN_0-1651308439426.jpeg

 

0 Kudos
AminT_Intel
Employee
1,057 Views

Hello,


Which version of Quartus and device do you use?


Thank you.


0 Kudos
XIAOQ
Beginner
1,037 Views

EP4CE22F17C7

 

quartus prime 18.0.

0 Kudos
AminT_Intel
Employee
1,023 Views

Hello,


This option is enabled when the LVDS is implemented in logic. When you turn on this option, it adds an input port, which when asserted performs an asynchronous reset of all the logic in the ALTLVDS_RX IP core excluding the PLL.


Thank you.


0 Kudos
AminT_Intel
Employee
1,007 Views

 We do not receive any response from you to the previous question/reply/answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


0 Kudos
Reply