Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

problems with pin assignments

Altera_Forum
Honored Contributor II
1,663 Views

Using the assigments file, I'm working in a simple design which contains NIOS+SRAM+Flash+UART. 

 

I've assigned to TX a signal called HC_UART_TXD, When I run the project I can see message "Hello World" in hyperterminal. 

 

The problem is when I try to configure RX with a signal called HC_UART_RXD, because the FPGA port of this signal is share with another signal called ~ALTERA_nCEO~. And I don't know how I can remove this error. 

 

 

Error: Can't place pins assigned to pin location Pin_E18 (IOPAD_X53_Y21_N14) 

Info: Pin HC_UART_RXD is assigned to pin location Pin_E18 (IOPAD_X53_Y21_N14) 

Info: Pin ~ALTERA_nCEO~ is assigned to pin location Pin_E18 (IOPAD_X53_Y21_N14)
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
743 Views

Go to Device and Pin Options and set nCEO to be used as regular IO after config.

0 Kudos
Altera_Forum
Honored Contributor II
743 Views

TO_BE_DONE

0 Kudos
Altera_Forum
Honored Contributor II
743 Views

Have you also set those pins to used as regular IO after config? Most of them come under Other Active Parallel pins

0 Kudos
Altera_Forum
Honored Contributor II
743 Views

I've done this, 

 

nCEO --> from programming pin --> to regular I/O 

other active parallel pins --> from programming pin --> to regular I/O 

 

data[7..2] --> from input tristated --> to regular I/O 

 

Compilation was successful
0 Kudos
Altera_Forum
Honored Contributor II
743 Views

compilation was successful, thanks a lot!!!!!! 

 

best regards
0 Kudos
Reply