Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

programming options for a 44-PLCC jlead cpld

Altera_Forum
Honored Contributor II
‎10-24-2011 05:59 PM
1,307 Views

I want to use either a MAX7000 or a MAX7000S jlead type device in a design and would like to know what is the most economical way to program these types of devices. Its my understanding that the USB Blaster cable can be used with the 7000S family devices, but what else is needed? What would the Jlead package plug into that one end of the USB Blaster would also plug into (I assume)? 

 

Thanks for any clarification, 

Chuck
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎10-25-2011 08:26 AM
597 Views

The USB blaster is for programming the CPLD in circuit (i.e. once it is soldered to your PCB ). It uses the JTAG lines (TCK, TDI, TDO, TMS) to do this, so you just route those to a connector on your board. Have a look at the USB blaster manual for the pinout of the connector. 

 

Gavin
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎10-25-2011 02:11 PM
597 Views

Thank you for the response. Sounds easy, but I thought there was additional circuitry that needed to be added to the PCB?

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.