Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21612 Discussions

signal tap Issues

Altera_Forum
Honored Contributor II
1,333 Views

I have a stratix IIGX board that is in a tower computer attached Via PCIe. I am programming from my laptop sitting right next to it via Jtag. I compile the code and sucessfully loaded the .sof file into the board. (I cannot load a .jic file as the board is old we cannot get a replacement and one needs quartus 6.0 to get the ram up and running) 

I then click on the signal tap file and try to run it but I keep getting a jtag error 

 

"CAUSE:You tried to run the SignalTap II Logic Analyzer. However, the SignalTap II Logic Analyzer cannot run because of a JTAG communication error.ACTION:Make sure the circuit board is powered on and programming hardware is connected properly, and re-attempt to run the SignalTap II Logic Analyzer. 

 

 

Here is a picture of the screen 

 

see attachment.  

 

Does anyone know what I am doing wrong? this is driving me nuts. 

The board has to be restarted as it sits in the computer once the code has been loaded. This is done. I cannot seem to link to it at all even though I can program it.
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
599 Views

try flipping the device from the MAX to the Stratix

0 Kudos
Altera_Forum
Honored Contributor II
599 Views

Thanks. I did that. Do I need to recompile it? 

 

Bill
0 Kudos
Altera_Forum
Honored Contributor II
599 Views

no, you're just telling STP which device to talk to on the JTAG chain

0 Kudos
Reply