Community
cancel
Showing results for 
Search instead for 
Did you mean: 
idata
Community Manager
892 Views

Intel 82945 and PCI-bus

How access to I/O space is separated from access to memory space in PCI bus. Please explain by PCI signals and the protocol. How an Intel

CPU like Core 2 Due mobile separates I/O space from memory space? What electrical signals are involved in this process?

When accessing I/O space, is BE# [3::0] signals of PCI protocol(byte enables) are used in PCI protocol like memory access?

0 Kudos
1 Reply
Daniel_O_Intel
Employee
32 Views

This community mostly does Server stuff. For chipset and processor questions, you may have better luck asking in one of those communities, if you don't get much response here.

http://communities.intel.com/community/tech/processors

http://communities.intel.com/community/tech/graphics

Reply