FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Avalon to external bus bridge

KSwam3
Beginner
‎02-28-2019 05:30 PM
1,543 Views

Hi,

 

I need to use this bridge to control my custom IP from an Avalon MM master. The external bridge has signals ACK and IRQ which are not part of my custom IP. Should i still use these signals, or can i safely ignore them?

 

Thanks

SKa

0 Kudos

Link Copied

1 Reply
KennyTan_Altera
Moderator
‎03-11-2019 06:33 AM
944 Views
Yes, qsys/synthesis will show error if it is not allowed.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.