FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6401 Discussions

PLL Reconfiguration IP in Arria 10 Avalon Mapping

VN0001
Beginner
1,371 Views

We are using Arria 10 Soc in our design. In that PLL Reconfig IP is used to dynamically changing the PLL outclock and Phase shift. So we implemented and connected the Avalon slave bus to The HPS light weight bridge as per An 728. Automatically it generated the address map also for this, But we are not able to acess from HPS.. Kindly help this to resolve this issue. attached is the snap for your reference

 

 

0 Kudos
5 Replies
sstrell
Honored Contributor III
924 Views

When you say you are not able to access the IP, what's happening or not working correctly? Reads or writes of the registers failing?

0 Kudos
VN0001
Beginner
924 Views

Hello sstrell,

 

We are not able to write and read to the register space of that ip. No hanging and all..

 

Thanks,

Venkatesh babu.N

0 Kudos
Rahul_S_Intel1
Employee
924 Views
Hi , Kindly provide in details. How you are not able to access HPS.
0 Kudos
VN0001
Beginner
924 Views
Hello sree, The forum site is not available. We are not able to write and read to the register space of that ip. No hanging and all.. Thanks with regards, Venkatesh Babu.N Get Outlook for Android<https://aka.ms/ghei36>
0 Kudos
Rahul_S_Intel1
Employee
924 Views
Kindly provide the procedure, how you read and write in the IP, is it through system console or through image or doing any partial reconfiguration
0 Kudos
Reply