FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5890 Discussions

PLL Reconfiguration IP in Arria 10 Avalon Mapping

VN0001
Beginner
667 Views

We are using Arria 10 Soc in our design. In that PLL Reconfig IP is used to dynamically changing the PLL outclock and Phase shift. So we implemented and connected the Avalon slave bus to The HPS light weight bridge as per An 728. Automatically it generated the address map also for this, But we are not able to acess from HPS.. Kindly help this to resolve this issue. attached is the snap for your reference

 

 

0 Kudos
5 Replies
sstrell
Honored Contributor III
220 Views

When you say you are not able to access the IP, what's happening or not working correctly? Reads or writes of the registers failing?

VN0001
Beginner
220 Views

Hello sstrell,

 

We are not able to write and read to the register space of that ip. No hanging and all..

 

Thanks,

Venkatesh babu.N

Rahul_S_Intel1
Employee
220 Views
Hi , Kindly provide in details. How you are not able to access HPS.
VN0001
Beginner
220 Views
Hello sree, The forum site is not available. We are not able to write and read to the register space of that ip. No hanging and all.. Thanks with regards, Venkatesh Babu.N Get Outlook for Android<https://aka.ms/ghei36>
Rahul_S_Intel1
Employee
220 Views
Kindly provide the procedure, how you read and write in the IP, is it through system console or through image or doing any partial reconfiguration
Reply