FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5946 Discussions

Avalon to external bus bridge

KSwam3
Beginner
817 Views

Hi,

 

I need to use this bridge to control my custom IP from an Avalon MM master. The external bridge has signals ACK and IRQ which are not part of my custom IP. Should i still use these signals, or can i safely ignore them?

 

Thanks

SKa

0 Kudos
1 Reply
Kenny_Tan
Moderator
218 Views
Yes, qsys/synthesis will show error if it is not allowed.
Reply