PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
I need to use this bridge to control my custom IP from an Avalon MM master. The external bridge has signals ACK and IRQ which are not part of my custom IP. Should i still use these signals, or can i safely ignore them?
