accroding to the spec <ug_embedded_ip>P15-4,the descriptions for parameter 'FIFO depth',legal value is ONLY 1~32.
But when I use Qsys ver 12.0 to add the DC_FIFO component,I can type in '1024' to the parameter 'FIFO depth' of DC_FIFO,without error reminding. What is it?Can FIFO depth of DC_FIFO exceed 32? Thanks for any reply. Regards!链接已复制
4 回复数
You are better off rounding that up to 2048. The memory blocks in the FPGA which make up the storage element of the FIFO have densities that are a power of two. I have flagged these documentation errors so they should be corrected the next time the document is updated.