- Marquer comme nouveau
- Marquer
- S'abonner
- Sourdine
- S'abonner au fil RSS
- Surligner
- Imprimer
- Signaler un contenu inapproprié
Hi,
I want to simulate Rapidio passthrough avalont Streaming on cyclone V (Questasim) but I do not manage to have a link between the first rapidio (instance A) and the sister rapidio (instance B).
I noticed that the port_initiliazed is always at 0.
PS: I followed the same procedure as in this link:
Here is the waveform that I get from this simulation on cyclone V
Thanks,
BR,
- Marquer comme nouveau
- Marquer
- S'abonner
- Sourdine
- S'abonner au fil RSS
- Surligner
- Imprimer
- Signaler un contenu inapproprié
Hi,
Please refer these Cyclone V Rapid IO example design.
https://community.intel.com/t5/FPGA-Wiki/RapidIO-Example-Design/ta-p/736028
and also please refer the debug checklist as well.
https://community.intel.com/t5/FPGA-Wiki/RapidIO-Gen1-Debug-Checklist/ta-p/736030
Thank you
Kshitij Goel
Lien copié
- Marquer comme nouveau
- Marquer
- S'abonner
- Sourdine
- S'abonner au fil RSS
- Surligner
- Imprimer
- Signaler un contenu inapproprié
Hi,
Can you please generate the simulation model for the RapidIO II IP Core and run the testbench.
Also, you can refer to the reference design as well.
Hope this will resolve your issue.
Thank you
Kshitij Goel
- Marquer comme nouveau
- Marquer
- S'abonner
- Sourdine
- S'abonner au fil RSS
- Surligner
- Imprimer
- Signaler un contenu inapproprié
The link you sent me is amreafy on my first comment.
When I run the simulation for the stratix 10 which is the device ised on the reference design. everything works fine.
But when I reproduce this design for the cyclone V it does not work because it is not the same family and not the same ip core.
so no it does not solve the issue.
Best Regards.
- Marquer comme nouveau
- Marquer
- S'abonner
- Sourdine
- S'abonner au fil RSS
- Surligner
- Imprimer
- Signaler un contenu inapproprié
Hi,
Can you please share the .qar(i.e. quartus archived project).
Thank you
Kshitij Goel
- Marquer comme nouveau
- Marquer
- S'abonner
- Sourdine
- S'abonner au fil RSS
- Surligner
- Imprimer
- Signaler un contenu inapproprié
Hi,
Please refer these Cyclone V Rapid IO example design.
https://community.intel.com/t5/FPGA-Wiki/RapidIO-Example-Design/ta-p/736028
and also please refer the debug checklist as well.
https://community.intel.com/t5/FPGA-Wiki/RapidIO-Gen1-Debug-Checklist/ta-p/736030
Thank you
Kshitij Goel
- Marquer comme nouveau
- Marquer
- S'abonner
- Sourdine
- S'abonner au fil RSS
- Surligner
- Imprimer
- Signaler un contenu inapproprié
Hi,
As we do not receive any response from you on the previous answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.
Thank you
Kshitij Goel

- S'abonner au fil RSS
- Marquer le sujet comme nouveau
- Marquer le sujet comme lu
- Placer ce Sujet en tête de liste pour l'utilisateur actuel
- Marquer
- S'abonner
- Page imprimable