- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I want to implement a PCI express root port using a FPGA. My question is simple, It would be enough with an IP_Compiler for PCI Express or it would be necessary a Avalon-MM Cyclone V Hard IP for PCI Express.The issue is about the need of a Cyclone V FPGA or if is enough a Cyclone IV FPGA.
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
As long as the FPGA has the PCIE Hard IP core, the core can be configured to either rootport or endpoint regardless of the FPGA families.

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page