FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

RS232 UART IP guide

SAA
Beginner
1,199 Views

Hi,

I want to use the RS232 UART (altera_up_avalon_rs232) IP in a project. But, I cannot find the definition of signals for this IP.

I need the exact definitions of byteenable, chipselect, address, read, write, irq, … signals of this IP from the right document.

Thanks in advance,

SAA

0 Kudos
3 Replies
sstrell
Honored Contributor III
1,177 Views

If you're talking about the IP in Platform Designer, it is discussed in the Embedded Peripherals IP user guide.  The interface is standard Avalon memory-mapped described here: https://www.intel.com/content/www/us/en/docs/programmable/683091/20-1/introduction-to-the-interface-specifications.html.

0 Kudos
aikeu
Employee
1,149 Views

Hi SAA,


I will close this thread if no further question.

Thanks sstrell for the support!


Thanks.

Regards,

Aik Eu


0 Kudos
aikeu
Employee
1,143 Views

Hi SAA,


I am closing this thread for now.


Thanks.

Regards,

Aik Eu


0 Kudos
Reply