FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5744 Discussions

What is the Clockmargin?

Altera_Forum
Honored Contributor I
793 Views

Hi all, 

 

I am a new Quartus and DSP Bulder User. And I want to ask a simple question. 

When using DSP Builder Advaned Blokst , we shold set 'Clock Margin(MHz)' that is in a 'Signals' Block. 

But, I don't know what it is. Please tell me the meaning of the 'Clock Margin(MHz)'. 

 

Thank you for reading my funny English !
0 Kudos
2 Replies
Altera_Forum
Honored Contributor I
56 Views

clock margin to account for jitter around your entered clock frequency.  

 

It can also be used to fool the tool for higher clock speed and so increase timing margin.
Altera_Forum
Honored Contributor I
56 Views

Thak you for reply ! 

I have understood Clock Magin.
Reply