FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6670 讨论

What is the Clockmargin?

Altera_Forum
名誉分销商 II
1,285 次查看

Hi all, 

 

I am a new Quartus and DSP Bulder User. And I want to ask a simple question. 

When using DSP Builder Advaned Blokst , we shold set 'Clock Margin(MHz)' that is in a 'Signals' Block. 

But, I don't know what it is. Please tell me the meaning of the 'Clock Margin(MHz)'. 

 

Thank you for reading my funny English !
0 项奖励
2 回复数
Altera_Forum
名誉分销商 II
548 次查看

clock margin to account for jitter around your entered clock frequency.  

 

It can also be used to fool the tool for higher clock speed and so increase timing margin.
0 项奖励
Altera_Forum
名誉分销商 II
548 次查看

Thak you for reply ! 

I have understood Clock Magin.
0 项奖励
回复