FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6529 Discussions

What is the Clockmargin?

Altera_Forum
Honored Contributor II
‎03-18-2016 01:17 AM
1,145 Views

Hi all, 

 

I am a new Quartus and DSP Bulder User. And I want to ask a simple question. 

When using DSP Builder Advaned Blokst , we shold set 'Clock Margin(MHz)' that is in a 'Signals' Block. 

But, I don't know what it is. Please tell me the meaning of the 'Clock Margin(MHz)'. 

 

Thank you for reading my funny English !
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎03-18-2016 06:22 AM
408 Views

clock margin to account for jitter around your entered clock frequency.  

 

It can also be used to fool the tool for higher clock speed and so increase timing margin.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-18-2016 06:41 AM
408 Views

Thak you for reply ! 

I have understood Clock Magin.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.