FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

Why does the Avalon-ST dual-clock FIFO not transmit the data at the output?

AFrei11
Beginner
197 Views

I'm quiet new to FPGA programming and I'm trying to implement the Avalon-ST dual-clock FIFO in my application. As you can see in the picture the FIFO accepts Input Data until the FIFO depth of 16 is reached. The Output on the other hand doesn't send the Data out as you can see by the valid signal not changing.

Has anyone ever dealt with such a problem?

 

Regards

0 Kudos
2 Replies
sstrell
Honored Contributor III
129 Views

It looks like out_reset_n is being held low, which would be holding the output in reset.

 

#iwork4intel

AFrei11
Beginner
129 Views

Thank you very much for your answer

I have not connected the two resets to the same source.

Now the FIFO is working.

Thank you for your help

Reply