FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

close display message of EMIF IP during simulation

lambert_yu
Beginner
964 Views

Hi ,

  I have one problem how can I close the display message of EMIF IP?

  Message as follows:

      [time] [DWR=000]: Refreshing BANK_GROUP [ 0] - BANK [0]

       [time] [DWR=000]: REFRESH Command

 software : quartus 16.0

 IP : DDR4 EMIF

 Brs,

Lambert

  

      

0 Kudos
1 Solution
yoichiK_intel
Employee
946 Views

If you go into the memory model you will see this kind of instantiation.

seek the "MEM_VERBOSE" and change it from 1 to 0 then memory model should stop the messages.

 

altera_emif_ddrx_model #(
.PROTOCOL_ENUM ("PROTOCOL_DDR4"),
.PHY_PING_PONG_EN (0),
.MEM_FORMAT_ENUM ("MEM_FORMAT_UDIMM"),
.PORT_MEM_CK_WIDTH (1),
.PORT_MEM_CK_N_WIDTH (1),
.PORT_MEM_DK_WIDTH (1),
.PORT_MEM_DK_N_WIDTH (1),
.PORT_MEM_DKA_WIDTH (1),
.PORT_MEM_DKA_N_WIDTH (1),
.PORT_MEM_DKB_WIDTH (1),
.PORT_MEM_DKB_N_WIDTH (1),
.PORT_MEM_K_WIDTH (1),
.PORT_MEM_K_N_WIDTH (1),
.PORT_MEM_A_WIDTH (17),
.PORT_MEM_BA_WIDTH (2),
.PORT_MEM_BG_WIDTH (2),
.PORT_MEM_C_WIDTH (1),
.PORT_MEM_CKE_WIDTH (1),
.PORT_MEM_CS_N_WIDTH (1),
.PORT_MEM_RM_WIDTH (1),
.PORT_MEM_ODT_WIDTH (1),
.PORT_MEM_RAS_N_WIDTH (1),
.PORT_MEM_CAS_N_WIDTH (1),
.PORT_MEM_WE_N_WIDTH (1),
.PORT_MEM_RESET_N_WIDTH (1),
.PORT_MEM_ACT_N_WIDTH (1),
.PORT_MEM_PAR_WIDTH (1),
.PORT_MEM_CA_WIDTH (1),
.PORT_MEM_REF_N_WIDTH (1),
.PORT_MEM_WPS_N_WIDTH (1),
.PORT_MEM_RPS_N_WIDTH (1),
.PORT_MEM_DOFF_N_WIDTH (1),
.PORT_MEM_LDA_N_WIDTH (1),
.PORT_MEM_LDB_N_WIDTH (1),
.PORT_MEM_RWA_N_WIDTH (1),
.PORT_MEM_RWB_N_WIDTH (1),
.PORT_MEM_LBK0_N_WIDTH (1),
.PORT_MEM_LBK1_N_WIDTH (1),
.PORT_MEM_CFG_N_WIDTH (1),
.PORT_MEM_AP_WIDTH (1),
.PORT_MEM_AINV_WIDTH (1),
.PORT_MEM_DM_WIDTH (1),
.PORT_MEM_BWS_N_WIDTH (1),
.PORT_MEM_D_WIDTH (1),
.PORT_MEM_DQ_WIDTH (8),
.PORT_MEM_DBI_N_WIDTH (1),
.PORT_MEM_DQA_WIDTH (1),
.PORT_MEM_DQB_WIDTH (1),
.PORT_MEM_DINVA_WIDTH (1),
.PORT_MEM_DINVB_WIDTH (1),
.PORT_MEM_Q_WIDTH (1),
.PORT_MEM_DQS_WIDTH (1),
.PORT_MEM_DQS_N_WIDTH (1),
.PORT_MEM_QK_WIDTH (1),
.PORT_MEM_QK_N_WIDTH (1),
.PORT_MEM_QKA_WIDTH (1),
.PORT_MEM_QKA_N_WIDTH (1),
.PORT_MEM_QKB_WIDTH (1),
.PORT_MEM_QKB_N_WIDTH (1),
.PORT_MEM_CQ_WIDTH (1),
.PORT_MEM_CQ_N_WIDTH (1),
.PORT_MEM_ALERT_N_WIDTH (1),
.PORT_MEM_PE_N_WIDTH (1),
.MEM_DISCRETE_CS_WIDTH (1),
.MEM_CHIP_ID_WIDTH (0),
.MEM_ROW_ADDR_WIDTH (15),
.MEM_COL_ADDR_WIDTH (10),
.MEM_TRTP (9),
.MEM_TRCD (18),
.MEM_RANKS_PER_DIMM (1),
.MEM_NUM_OF_DIMMS (1),
.MEM_DM_EN (1),
.MEM_DISCRETE_MIRROR_ADDRESSING_EN (0),
.MEM_MIRROR_ADDRESSING_EN (1),
.MEM_INIT_MRS0 (0),
.MEM_INIT_MRS1 (0),
.MEM_INIT_MRS2 (0),
.MEM_INIT_MRS3 (0),
.MEM_VERBOSE (1),
.MEM_CFG_GEN_SBE (0),
.MEM_CFG_GEN_DBE (0)

View solution in original post

0 Kudos
2 Replies
yoichiK_intel
Employee
947 Views

If you go into the memory model you will see this kind of instantiation.

seek the "MEM_VERBOSE" and change it from 1 to 0 then memory model should stop the messages.

 

altera_emif_ddrx_model #(
.PROTOCOL_ENUM ("PROTOCOL_DDR4"),
.PHY_PING_PONG_EN (0),
.MEM_FORMAT_ENUM ("MEM_FORMAT_UDIMM"),
.PORT_MEM_CK_WIDTH (1),
.PORT_MEM_CK_N_WIDTH (1),
.PORT_MEM_DK_WIDTH (1),
.PORT_MEM_DK_N_WIDTH (1),
.PORT_MEM_DKA_WIDTH (1),
.PORT_MEM_DKA_N_WIDTH (1),
.PORT_MEM_DKB_WIDTH (1),
.PORT_MEM_DKB_N_WIDTH (1),
.PORT_MEM_K_WIDTH (1),
.PORT_MEM_K_N_WIDTH (1),
.PORT_MEM_A_WIDTH (17),
.PORT_MEM_BA_WIDTH (2),
.PORT_MEM_BG_WIDTH (2),
.PORT_MEM_C_WIDTH (1),
.PORT_MEM_CKE_WIDTH (1),
.PORT_MEM_CS_N_WIDTH (1),
.PORT_MEM_RM_WIDTH (1),
.PORT_MEM_ODT_WIDTH (1),
.PORT_MEM_RAS_N_WIDTH (1),
.PORT_MEM_CAS_N_WIDTH (1),
.PORT_MEM_WE_N_WIDTH (1),
.PORT_MEM_RESET_N_WIDTH (1),
.PORT_MEM_ACT_N_WIDTH (1),
.PORT_MEM_PAR_WIDTH (1),
.PORT_MEM_CA_WIDTH (1),
.PORT_MEM_REF_N_WIDTH (1),
.PORT_MEM_WPS_N_WIDTH (1),
.PORT_MEM_RPS_N_WIDTH (1),
.PORT_MEM_DOFF_N_WIDTH (1),
.PORT_MEM_LDA_N_WIDTH (1),
.PORT_MEM_LDB_N_WIDTH (1),
.PORT_MEM_RWA_N_WIDTH (1),
.PORT_MEM_RWB_N_WIDTH (1),
.PORT_MEM_LBK0_N_WIDTH (1),
.PORT_MEM_LBK1_N_WIDTH (1),
.PORT_MEM_CFG_N_WIDTH (1),
.PORT_MEM_AP_WIDTH (1),
.PORT_MEM_AINV_WIDTH (1),
.PORT_MEM_DM_WIDTH (1),
.PORT_MEM_BWS_N_WIDTH (1),
.PORT_MEM_D_WIDTH (1),
.PORT_MEM_DQ_WIDTH (8),
.PORT_MEM_DBI_N_WIDTH (1),
.PORT_MEM_DQA_WIDTH (1),
.PORT_MEM_DQB_WIDTH (1),
.PORT_MEM_DINVA_WIDTH (1),
.PORT_MEM_DINVB_WIDTH (1),
.PORT_MEM_Q_WIDTH (1),
.PORT_MEM_DQS_WIDTH (1),
.PORT_MEM_DQS_N_WIDTH (1),
.PORT_MEM_QK_WIDTH (1),
.PORT_MEM_QK_N_WIDTH (1),
.PORT_MEM_QKA_WIDTH (1),
.PORT_MEM_QKA_N_WIDTH (1),
.PORT_MEM_QKB_WIDTH (1),
.PORT_MEM_QKB_N_WIDTH (1),
.PORT_MEM_CQ_WIDTH (1),
.PORT_MEM_CQ_N_WIDTH (1),
.PORT_MEM_ALERT_N_WIDTH (1),
.PORT_MEM_PE_N_WIDTH (1),
.MEM_DISCRETE_CS_WIDTH (1),
.MEM_CHIP_ID_WIDTH (0),
.MEM_ROW_ADDR_WIDTH (15),
.MEM_COL_ADDR_WIDTH (10),
.MEM_TRTP (9),
.MEM_TRCD (18),
.MEM_RANKS_PER_DIMM (1),
.MEM_NUM_OF_DIMMS (1),
.MEM_DM_EN (1),
.MEM_DISCRETE_MIRROR_ADDRESSING_EN (0),
.MEM_MIRROR_ADDRESSING_EN (1),
.MEM_INIT_MRS0 (0),
.MEM_INIT_MRS1 (0),
.MEM_INIT_MRS2 (0),
.MEM_INIT_MRS3 (0),
.MEM_VERBOSE (1),
.MEM_CFG_GEN_SBE (0),
.MEM_CFG_GEN_DBE (0)

0 Kudos
lambert_yu
Beginner
941 Views

Hi,

    Thanks for your help.

 

Brs,

Lambert

0 Kudos
Reply