FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

hd-sdi

Altera_Forum
Honored Contributor II
1,078 Views

AM NOT ABLE TO UNDERSTAND THE OUTPUT OF hd-sdI INTERFACE IP CORE .. CAN ANYBODY PLZ HELP ME

0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
374 Views

it's LVDS, if You're talking about SDI TX or 20 bit data if RX. Read the docu, there's everything You need to know.

0 Kudos
Altera_Forum
Honored Contributor II
374 Views

in the hd-sdi transmitter am giving data 20 bits , Transmitter line number 22 bit and am getting serial out . 

 

i would like to know how the serial out is coded . 

 

for this process i tried to connect transmitter and receiver but then am not able to get the receiver output . 

 

plz guide me through it ..
0 Kudos
Altera_Forum
Honored Contributor II
374 Views

Again: READ THE DOCUMENTATION. There's functional description.  

You'll also need SMPTE 292M standard for full understanding of the data coding.
0 Kudos
Altera_Forum
Honored Contributor II
374 Views

thank you .i got it .

0 Kudos
Reply