PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
I designed a image capture IP with FIFO and DMA. I don't know how to desige the host port to launch the DMA which transfer the data from FIFO to sdram. I don't know how to relate the host port with DMA.
--- Quote Start --- I am sorry. Actully,I mean the Avalon Memory-Mapped Master port. --- Quote End --- in my opinion,DMA transfer is lauched by CPU,FPGA is slave,only receive DMA command and response.
