hidden text to trigger early load of fonts ПродукцияПродукцияПродукцияПродукция Các sản phẩmCác sản phẩmCác sản phẩmCác sản phẩm المنتجاتالمنتجاتالمنتجاتالمنتجات מוצריםמוצריםמוצריםמוצרים
FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
6307 ディスカッション

De0-nano trace length matched

Altera_Forum
名誉コントリビューター II
1,243件の閲覧回数

Dear colleagues! 

 

Please specif me the traces from FPGA to GPIO HEADER on De0-nano board are length matched? Will the integrity of the signal at 200MHz be affected? 

Specify, please, the lines from FPGA to GPIO HEADER are aligned along the length? Will the integrity of the signal at 200MHz be affected?
0 件の賞賛
1 返信
Altera_Forum
名誉コントリビューター II
514件の閲覧回数

 

--- Quote Start ---  

Dear colleagues! 

 

Please specif me the traces from FPGA to GPIO HEADER on De0-nano board are length matched? Will the integrity of the signal at 200MHz be affected? 

Specify, please, the lines from FPGA to GPIO HEADER are aligned along the length? Will the integrity of the signal at 200MHz be affected? 

--- Quote End ---  

 

 

I asked to Support and they answered what De0-nano not for high speed signals. Please close thread.
返信