FPGA, SoC, And CPLD Boards And Kits
FPGA Evaluation and Development Kits
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6478 Discussions

Re: jtag clock default configuration

sowmyasista
Beginner
874 Views

Hello sir,

The part number of the FPGA that is am using is from CYCLONE-3 family

PARTNO:-EP3C80UFPGA484.

0 Kudos
2 Replies
CarlosAM_INTEL
Moderator
787 Views

Hello, @sowmyasista:

Thanks for your reply.

You should address your FPGA devices consultations through the forum stated on the following website:

https://community.intel.com/t5/FPGAs-and-Programmable-Solutions/ct-p/fpgas-programmable-devices 

Due to this fact, this threat has been transferred to the proper channel to help you.

The team in charge of this channel will contact you as soon as possible.

Best regards,

@CarlosAM_INTEL.

0 Kudos
sowmyasista
Beginner
770 Views

Hello sir,

I am waiting for the reply . I hope the reply comes as soon as  possible.

 

regard

sowmyasista.

0 Kudos
Reply