Intel® High Level Design
Support for Intel® High Level Synthesis Compiler, DSP Builder, OneAPI for Intel® FPGAs, Intel® FPGA SDK for OpenCL™
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
539 Discussions

Greetings, After compiling the top level module , The compilation report shows no hardware percentage consumption.

Zeid
Beginner
698 Views

intel community.PNGchecking intel.PNGA BDF ( schematic is provided ) with some editing due to the sensitivity of the design, in addition to the report.

Also after compilation the report is not showing the registers used in this hierarchical design. this is the second time am facing this problem. 

 

Thanks in advance 

0 Kudos
5 Replies
MEIYAN_L_Intel
Employee
359 Views
Hi, May i have your design file? So that i can duplicate the problem. Thanks
Zeid
Beginner
359 Views

Hi,

I cant provide the design file because it is very sensitive and classified work.

 

but, is there anything in mind for such a problem ?

 

Is there another way for helping instead the option of sending the design file ?

Much appreciation.

 

 

MEIYAN_L_Intel
Employee
359 Views
Hi, Can you try to upgrade the Quartus Prime Standard to the latest version 18.1? If the problem still exist, can you provide the screenshot of Tools>Netlist Viewer>RTL viewer. Thanks
Zeid
Beginner
359 Views

13.PNGHi,

 

Here is the screenshot for the RTL Viewer

 

Thanks

MEIYAN_L_Intel
Employee
359 Views

Hi,

From the RTL Viewer,

Can you try to upgrade to Quartus Prime Standard version 18.1?

If the problem is not fixed, can you try to give me a simple test design file?

So that, I can duplicate the error as well.

Thanks

Reply