- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hey guys,
I am doing a project and I found out that this comment caused a compilation error! I just don't know why
comment : /*/\/\/\/\/\/\/\/\/\/\*/
could anyone please tell me why ?
Link Copied
4 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
What does the error say? Perhaps the first * is being interpreted as the start and end of the comment.
#iwork4intel
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
it says:
"Object(the name of the signal) is not declared, Verify the object name is correct. If the name is correct, declare the object."
for all regs and wires inside the Verilog code
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Could you please check with Verilog-2001 version? older version of verilog might not supported.
'Assignments' Menu-> 'Settings'.
Regards,
Vicky
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yes it is Verilog 2001, I think this happened because of the escaping mechanism in Verilog (\ " ")
![](/skins/images/7FC17B7B85029576C25F1E43CE255B51/responsive_peak/images/icon_anonymous_message.png)
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page