I am doing a project and I found out that this comment caused a compilation error! I just don't know why
comment : /*/\/\/\/\/\/\/\/\/\/\*/
could anyone please tell me why ?
"Object(the name of the signal) is not declared, Verify the object name is correct. If the name is correct, declare the object."
for all regs and wires inside the Verilog code