Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
Re: I am getting the following compile errors while compiling a CAM Memory project (Schematic files) in Quartus prime 18.1, as follows:
Error(16185): ...
17267 Discussions
I am getting the following compile errors while compiling a CAM Memory project (Schematic files) in Quartus prime 18.1, as follows:
Error(16185): Can't elaborate user hierarchy "inst"
Error(16186): Can't elaborate top-level user hierarchy
