Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

PLL in quartus 8.0

CMiar
Beginner
958 Views

Please how can I configure PLL in quartus version 8.0 ? I have a clock input : 50MHz and I want an output 107 MHZ

0 Kudos
1 Reply
Nooraini_Y_Intel
Employee
106 Views

Hi CMiar,

 

Since you mentioned using Quartus v8.0 (for your info this software version is already obsolete), I'm assuming you are using old/mature FPGA device. At the PLL IP GUI you should be able to set the reference clk(input clock, inlclk0) value = 50Mhz and the output clock (C0) = 107Mhz. You can refer to the ALTPLL user guide from the link below for the details on how to use the PLL IP:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_altpll.pdf

 

Regards,

Nooraini

Reply