Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
Since you mentioned using Quartus v8.0 (for your info this software version is already obsolete), I'm assuming you are using old/mature FPGA device. At the PLL IP GUI you should be able to set the reference clk(input clock, inlclk0) value = 50Mhz and the output clock (C0) = 107Mhz. You can refer to the ALTPLL user guide from the link below for the details on how to use the PLL IP:
