Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15559 Discussions

Quartus Prime not showing "input" and "output" as keyword.

SHUBHAM_G_Intel
Employee
861 Views

Hi all,

I am not able to see "input" and "output" as a keyword for my Verilog code in my Quartus Prime Pro 18.0. Can anyone tell why this is happening and how to resolve this problem ?

0 Kudos
1 Reply
sstrell
Honored Contributor III
175 Views

I'm not sure I understand. Are you talking about in the Quartus text editor? What are you trying to do that is not working? Does your file have a .v or .sv file extension?

Reply