I am not able to see "input" and "output" as a keyword for my Verilog code in my Quartus Prime Pro 18.0. Can anyone tell why this is happening and how to resolve this problem ?
I'm not sure I understand. Are you talking about in the Quartus text editor? What are you trying to do that is not working? Does your file have a .v or .sv file extension?