Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
14943 Discussions

Timing Designer Inter-Path-Competition in Nios sub-system

CWarr1
Beginner
168 Views

Timing designer is reporting 'Inter-Path-Competition' issues for my Arria-10 FPGA design. The path that is highlighted is between the Nios processor and its associated onchip memory. Since both modules are created and connected within Platform Designer, I can not see how to duplicate the specified nodes.
Can anyone suggest how I might resolve this error?
Thanks!

0 Kudos
2 Replies
sstrell
Honored Contributor II
159 Views

Can you show the error?  Timing info from the Timing Analyzer?  Need more details here.

I'm not sure what the "Timing Designer" is.  Do you mean the Design Assistant and you're failing a rule or something?

CWarr1
Beginner
146 Views

Apologies - I meant Timing Analyzer, not Timing Designer!

I will close this request and re-post with a corrected title

Reply