Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20702 Discussions

DE0-Nano-SoC ADC

Altera_Forum
Honored Contributor II
‎05-06-2017 04:48 PM
1,514 Views

So currently I am going through the tutorial "Using the DE-Series ADC Controller".  

 

I designed and generated my hardware system using Quartus prime and it's Qsys tool as guided in the tutorial. 

 

But when I try to load my system as custom system on DE0-Nano-SoC using Intel-FPGA-Monitor-Porgram, I receive the following error: 

 

Using cable "DE-SoC [USB-1]", device 2, instance 0x00 Resetting and pausing target processor: FAILED Leaving target processor paused 

 

 

I saw online couple of other people facing the same problem. 

 

But the solution presented by them are already taken care off by me while designing the system. 

 

Can anyone please help me of any kind in this regard?
0 Kudos

Link Copied

1 Reply
EmrahE
Novice
‎02-04-2020 05:40 PM
638 Views

Any updates on this? Having the same problem

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.