FPGA Intellectual Property

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA Intellectual Property

Discussions

SOPC HP DDR2 Controller Clock Rate

Anyone have experience with using frame buffer to implement 3:2 pull-down?

FFT IP Core 8.1

DDR SDRAM High Performance Controller - are lots of warnings normal?

Frame Buffer (sopc) Issues

FIR serial multichannel timing diagrams

DDR2 High Perfomance Mimic Path failing timing

ALT_PLLRECONFIG block busy signal problem

Two problems about FFT V9.1 IP core.

Question about FIR filter outputs

DSP Builder and Simulink!

HDL Import, License Problem

OpenCore problem

MegaCore Product ID list?

Avalon-MM master interface on Frame Buffer

Featured Content

Missing *.qprs File Support for EMIF IP in Quartus 24.3.1

Some questions about SDRAM IP in Quartus 23.1std

PCIe AXI Streaming IP Packet Header Slot Number Details

Re: Generic Serial Flash Interface for single SPI - how to connect MISO, MOSI?

Unable to generate AXI Streaming Intel FPGA IP for PCIe Example design for F-Tile FPGA Agilex 7 R24C

Re: SDRAM controller in platform designer Quartus 21.1