FPGA, SoC, And CPLD Boards And Kits

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA, SoC, And CPLD Boards And Kits

Discussions

Question about LVDS channels on the HSMC port

Need mechanical specs for Stratix IV GX kit

The problem in useing SignalTapII(Quartusii9.1 web )

Windows XP Command Shell quits?

Writing Control Panel on PC

To run simple socket server program on NIOS II, stratixII Dev kit

TSE on Stratix III dev. kit - cant fit rx_clk

SDRAM PLL phase adjustment DE2-70

Off Chip Memory Issue (DSP Dev board)

Dev board with rs232 comm...other than DE2 higher

Dev Board and IP recomendation..Pls Help.

FPGA Newbie with a DE3 Board trying to use hyperterminal

DM9000A of DE2_NET doesn't even intialize in Quartus 9.0

Generate SOF file

how to using USB (CY7C68013) with Cyclone III

Featured Content

mouse error in using signalTap

Question related to clock resource on Stratix V GX evaluation board

fgpa pins to use the LED in the devkit AGilex 7 f tile I series AGIB027R31B1E1VB

Re: Critical Warning while generating SOF file for CXLtype 3 example design

Re: Question related to clock resource on Stratix V GX evaluation board

Re: Question related to clock resource on Stratix V GX evaluation board

Re: USB Blaster III VID/PID codes and documenation