This series of articles is dedicated to guiding the reader through the steps required to design, compile, simulate, and port to hardware any tansceiver design using a Stratix V FPGA, from scratch.
Level 1 Design Flow - A walkthrough for the creation of a Native PHY IP reference design. Essentially a high level view of the steps a designer would take in order to create, compile, simulate, and HW checkout a Physical Layer design for a Stratix V supported communication protocol. Users who are new to transceivers, new to Altera generated IP, or would just like a refresher course in creating a design should view this article before proceeding to create a transceiver design. Level 1 explains "what" to do in order to make a transceiver design.
Level 2 Design Flow - provides technical details about the steps taken in the Level 1 article. Users who require extra guidance besides that found in the PHY IP Core User Guide should view the Level 2 Articles. Level 2 articles explain "why" the steps in Level 1 were taken.
Level 3 Design Flow - are geared towards teaching the user to design a transceiver on their own. If Level 1 articles are the "What", and Level 2 articles are the "Why", then Level 3 articles are the "How." Examples may include writing .Tcl scripts for ModelSim Compilation, Using a Microprocessor as an Avalon MM Master, or even How to use an Oscilloscope with a Stratix V SI Development kit.
Quartus II 12.0 (preferable the latest official release) - and basic knowledge of it's use.
Transceiver Configurations in Stratix V Devices - Provides the transceiver channel datapath, clocking guidelines, channel placement guidelines, and a brief description of protocol features supported in each transceiver configuration for Stratix V devices.
Altera Transceiver PHY IP Core User Guide- Provides a general overview of the Altera IP core design flow to help you quickly get started with any Altera PHY IP core. The Altera IP Library is installed as part of
the Quartus II installation process. You can select and parameterize any Altera IP core from the library using the MegaWizard in Quartus II.
Avalon Specification - This document defines interfaces appropriate for streaming high-speed data, reading and writing registers and memory, and controlling off-chip devices.
For information regarding Stratix V devices and the communication protocols they can support, please see this webpage.
Stratix V devices have dedicated transceiver physical coding sublayer (PCS) and physical medium attachment (PMA) circuitry and a dedicated PHY IP to support the following communication protocols: