Intel® FPGA University Program

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Intel® FPGA University Program

Discussions

Laboratory Exercises - Embedded Systems - DE2

Assembly or C program that produce an output tone on speaker NIOS II.

Unable to Install University Program Installer

DE2 LCD display

problem

DE2 Laboratory 8 bit wide mux (VHDL)

Problem with simulation: top level entity name and revision name must match.

PS/2 Controller Keyboard

using vga controller of de0 board in de0 nano board

Laboratory Exercise 12

megawizard university program

Serious USB-Blaster Problem in Altera Monitor Program

Using rs232 HAL in Nios II IDE

Dynamic hand gesture recognition

DE1 Basic Computer on Nios II SBT

Featured Content

ModelSim Error - Undefined Variables and Global Declarations are Illegal in Verilog 2001 Syntax

Could not query JTAG Instance IDs. Please ensure the FPGA has been configured using the correct .sof

Become an FPGA Designer in 4 Hours SDRAM controller IP outdate

Re: Intel Fpga Monitor Program not open Editor Window tool