Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

Cyclone II Configuration

How to use expansion header?

serious security problem about cyclone III device

VHDL Error (10028): Can't resolve multiple constant drivers for net...

Cant Change Clock Period

phase delay of PLL

Using CPLD to convert RMII(MAC) to MII(toward PHY)

Programming EP3C5E144C8N

JTAG programming with blank EPCS16

what can I do to delay the source

Registers with preset signals will power-up high

Devide in VHLD

pin compatibility of FPGA with same number of pins

RAM Operation on FPGA ??

output error clocks from PLL

Featured Content

AGILEX5 - HPS-first - timeout waiting for RECONFIG_COMPLETED

10M04SCU324I7G - I/O timing

SDI pinning on Agilex 5

I350 igb driver failed with error -2

Request for the Product Lifecycle Status

Re: USB Blaster selection criteria

Solution: USB Blaster Driver for Windows 11 ARM