Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

newbie question: how to run emulator

Arria10 HPS Fpga to Sdram cannot be configured above 64 bits

Filter Error (11999): Channel(s) under reference clocks:

gate level simulation error

altera monitor problem load

do SignalTap modules have to be instantiated at the top level of a design

Resuming execution in HPS after FPGA execution

Need help with a VIP design like the C5G example

Quartus II project included files removed from QSF

MAX10 power consumption

DE1 SoC Troubleshoot

Extracting the contents of the RAM - Cyclone IV E

transceiver toolkit and pma settings/reconfig on arria v

EDA Netlist Writer Fails to Run During Compilation

Reference clock for Cyclone V GX Transceiver Native PHY receiver source?

Featured Content

AGILEX5 - HPS-first - timeout waiting for RECONFIG_COMPLETED

10M04SCU324I7G - I/O timing

SDI pinning on Agilex 5

I350 igb driver failed with error -2

Request for the Product Lifecycle Status

Re: USB Blaster selection criteria

Solution: USB Blaster Driver for Windows 11 ARM