Programmable Devices

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

Programmable Devices

Discussions

Use Avalon MM Slave interface to connect to AXI Master?

cyclone V FPGA: h2f bridge addressing

Is there an IP I can use to do Bit Error Ratio Tester for Gigbit transceivers?

Pin constrain in sdc file

RTL2838 device driver?

Booting Cyclone 4 with STM32F407

Bitstream compression and decompression architecture for fpga

DSP builder signaltap with derived_clock acquisition

how to create new project to avoid this massage.

Quartus II tools for SoC FPGAs

Avalon MM: writedata and write

Connectivity of multiple FPGA's and Serial PROM with single header

MAX V: Using an input clock signal for logic, and sending it back out for clocking

inserting timecode into the ancillary SDI data stream

MAXV - User Flash Memory Time Constraints

Featured Content

Agilex 3 GTS PCIe IP missing

Issue with Pixel Buffer DMA AVMM -> AXI connection on DE25-Standard (Agilex5)

Quartus 25.1.1 Pro Fitter Error with Agilex3

Re: LVDS pin detail on Arria 10

Re: Download speed